Datasheet4U Logo Datasheet4U.com

AFE2256 - 256-Channel Analog Front-End

General Description

The AFE2256 is a 256-channel, analog front-end (AFE) designed to suit the requirements of flat-panel detector (FPD)-based digital x-ray systems.

Key Features

  • 1 256 Channels.
  • On-Chip, 16-Bit ADC.
  • Photodiode Short Immunity.
  • High Performance:.
  • Noise: 750 Electrons RMS (1.2-pC Input Charge Range).
  • Low Correlated Noise.
  • Integral Nonlinearity: ±2 LSB with Internal 16-Bit ADC.
  • Scan Time:.
  • < 20 µs to 204.8 µs.
  • Integration:.
  • Six Selectable, Full-Scale Input Ranges: 0.6 pC (Min) to 9.6 pC (Max).
  • Internal Timing Generator (TG).
  • Built-In Correlate.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AFE2045 ESD Protection Array Alfa-MOS
AFE2045FB ESD Protection Array Alfa-MOS
AFE2050 ESD Protection Array Alfa-MOS
AFE2050FB ESD Protection Array Alfa-MOS
AFE2075FB ESD Protection Array Alfa-MOS

Other Datasheets by Texas Instruments

Part Number Description
AFE0064 64-Channel Analog Front-End
AFE0256 256-Channel Analog Front-End
AFE030 Powerline Communications Analog Front-End
AFE031 Powerline Communications Analog Front-End
AFE032 Power-Line Communications Analog Front-End

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community AFE2256 SBAS693B – MARCH 2015 – REVISED MAY 2016 AFE2256 256-Channel, Analog Front-End for Digital X-Ray, Flat-Panel Detectors 1 Features •1 256 Channels • On-Chip, 16-Bit ADC • Photodiode Short Immunity • High Performance: – Noise: 750 Electrons RMS (1.2-pC Input Charge Range) – Low Correlated Noise – Integral Nonlinearity: ±2 LSB with Internal 16-Bit ADC – Scan Time: – < 20 µs to 204.8 µs • Integration: – Six Selectable, Full-Scale Input Ranges: 0.6 pC (Min) to 9.6 pC (Max) – Internal Timing Generator (TG) – Built-In Correlated Double Sampler – Pipelined Integrate and Read for Improved Throughput: Allows Data Read During Integration – Serial LVDS Output • Simple Power-Supply Scheme: – AVDD1 = 1.