Download AM625SIP Datasheet PDF
AM625SIP page 2
Page 2
AM625SIP page 3
Page 3

AM625SIP Description

AM625SIP SPRSP98A NOVEMBER 2023 REVISED JUNE 2024 AM625SIP AM6254 Sitara™ Processor with Integrated LPDDR4 SDRAM.

AM625SIP Key Features

  • Up to Quad 64-bit Arm® Cortex®-A53 microprocessor subsystem at up to 1.4GHz
  • Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC
  • Each A53 Core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection
  • Single-core Arm® Cortex®-M4F MCU at up to 400MHz
  • 256KB SRAM with SECDED ECC
  • Dedicated Device/Power Manager
  • Display subsystem
  • Dual display support
  • 1920x1080 @ 60fps for each display
  • 1x 2048x1080 + 1x 1280x720