Datasheet4U Logo Datasheet4U.com

CD54ACT112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

General Description

The ’ACT112 devices contain two independent J-K negative-edge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

📥 Download Datasheet

Full PDF Text Transcription for CD54ACT112 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for CD54ACT112. For precise diagrams, and layout, please refer to the original PDF.

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS323 – JANUARY 2003 D Inputs Are TTL-Voltage Compatible D Speed of Bipolar F, ...

View more extracted text
ANUARY 2003 D Inputs Are TTL-Voltage Compatible D Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption D Balanced Propagation Delays D ±24-mA Output Drive Current – Fanout to 15 F Devices D SCR-Latchup-Resistant CMOS Process and Circuit Design D Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015 CD54ACT112 . . . F PACKAGE CD74ACT112 . . . M PACKAGE (TOP VIEW) 1CLK 1 1K 2 1J 3 1PRE 4 1Q 5 1Q 6 2Q 7 GND 8 16 VCC 15 1CLR 14 2CLR 13 2CLK 12 2K 11 2J 10 2PRE 9 2Q description/ordering information The ’ACT112 devices contain two independent J-K negative-edge-triggered flip-flops.

More Datasheets from Texas Instruments

Part Number Description
CD54ACT109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
CD54ACT138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
CD54ACT139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
CD54ACT151 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
CD54ACT153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
CD54ACT161 4-BIT SYNCHRONOUS BINARY COUNTERS
CD54ACT163 4-BIT SYNCHRONOUS BINARY COUNTERS
CD54ACT164 8-Bit Serial-In/Parallel-Out Shift Register
CD54ACT174 HEX D-TYPE FLIP-FLOPS
CD54ACT191 Presettable Synchronous 4-Bit Binary Up/Down Counter