Datasheet4U Logo Datasheet4U.com

CD54HC195 - 4-Bit Parallel Access Register

Datasheet Summary

Description

Asynchronous Master Reset J, K, (D) Inputs to First Stage Fully Synchronous Serial or Parallel Data Transfer Shift Right and Parallel Load Capability Complementary Output From Last Stage Buffered Inputs CTyLp=ic1a5l pfMF,ATXA==52

📥 Download Datasheet

Datasheet preview – CD54HC195

Datasheet Details

Part number CD54HC195
Manufacturer Texas Instruments
File Size 0.96 MB
Description 4-Bit Parallel Access Register
Datasheet download datasheet CD54HC195 Datasheet
Additional preview pages of the CD54HC195 datasheet.

📁 Similar Datasheet

  • CD54 - Ind / Wirewound (Sumida)
  • CD54-390LB - Ind / Wirewound (Sumida)
  • CD54-390LC - Ind / Wirewound (Sumida)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON Semiconductor)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON)
  • CD54573CS - Tuner Band Switcher (HUAJING)
  • CD54NP-xxx - Ind / Wirewound (Sumida)
  • CD5021GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5022GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5030 - CD/USB Multi-Source Receiver User Manual (ECLIPSE)
Other Datasheets by Texas Instruments
  • CD54HC190 - Synchronous Up/Down Counters
  • CD54HC191 - Synchronous Up/Down Counters
  • CD54HC192 - Presettable Synchronous 4-Bit Up/Down Counters
  • CD54HC193 - Presettable Synchronous 4-Bit Up/Down Counters
  • CD54HC194 - 4-Bit Bidirectional Universal Shift Register
  • CD54HC10 - Triple 3-Input NAND Gates
  • CD54HC107 - Dual J-K Flip-Flop
  • CD54HC109 - Dual J-K Flip-Flop

Full PDF Text Transcription

Click to expand full text
Data sheet acquired from Harris Semiconductor SCHS165E September 1997 - Revised October 2003 CD54HC195, CD74HC195 High-Speed CMOS Logic 4-Bit Parallel Access Register [ /Title (CD74 HC195 ) /Subject (High Speed CMOS Logic 4-Bit Parallel Access Register) /Autho Features Description • Asynchronous Master Reset • J, K, (D) Inputs to First Stage • Fully Synchronous Serial or Parallel Data Transfer • Shift Right and Parallel Load Capability • Complementary Output From Last Stage • Buffered Inputs • CTyLp=ic1a5l pfMF,ATXA==5205MoHCz at VCC = 5V, • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . .
Published: |