Datasheet4U Logo Datasheet4U.com

CD54HC297 - Digital Phase-Locked Loop

Datasheet Summary

Description

Digital Design Avoids Analog Compensation Errors Easily Cascadable for Higher Order Loops Useful Frequency Range - K-Clock .DC to 55MHz (Typ) - I/D-Clock DC to 35MHz (Typ) Dynami

📥 Download Datasheet

Datasheet preview – CD54HC297

Datasheet Details

Part number CD54HC297
Manufacturer Texas Instruments
File Size 273.75 KB
Description Digital Phase-Locked Loop
Datasheet download datasheet CD54HC297 Datasheet
Additional preview pages of the CD54HC297 datasheet.

📁 Similar Datasheet

  • CD54 - Ind / Wirewound (Sumida)
  • CD54-390LB - Ind / Wirewound (Sumida)
  • CD54-390LC - Ind / Wirewound (Sumida)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON Semiconductor)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON)
  • CD54573CS - Tuner Band Switcher (HUAJING)
  • CD54NP-xxx - Ind / Wirewound (Sumida)
  • CD5021GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5022GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5030 - CD/USB Multi-Source Receiver User Manual (ECLIPSE)
Other Datasheets by Texas Instruments
  • CD54HC299 - 8-Bit Universal Shift Register
  • CD54HC20 - Dual 4-Input NAND Gates
  • CD54HC20F - Dual 4-Input NAND Gates
  • CD54HC21 - Dual 4-Input AND Gates
  • CD54HC21F - Dual 4-Input AND Gates
  • CD54HC221 - Dual Monostable Multivibrator
  • CD54HC237 - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer
  • CD54HC238 - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting

Full PDF Text Transcription

Click to expand full text
Data sheet acquired from Harris Semiconductor SCHS177B November 1997 - Revised May 2003 CD54HC297, CD74HC297, CD74HCT297 High-Speed CMOS Logic Digital Phase-Locked Loop [ /Title (CD74 HC297 , CD74 HCT29 7) /Subject (HighSpeed CMOS Logic Digital PhaseLocked Features Description • Digital Design Avoids Analog Compensation Errors • Easily Cascadable for Higher Order Loops • Useful Frequency Range - K-Clock . . . . . . . . . . . . . . . . . . . . . . . . . .DC to 55MHz (Typ) - I/D-Clock . . . . . . . . . . . . . . . . . . . . DC to 35MHz (Typ) • Dynamically Variable Bandwidth • Very Narrow Bandwidth Attainable • Power-On Reset • Output Capability - Standard . . . . . . . . . . . . . . . . . . . . XORPDOUT, ECPDOUT - Bus Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Published: |