Datasheet4U Logo Datasheet4U.com

CD54HC4094 - 8-Stage Shift and Store Bus Register

Datasheet Summary

Description

The CDx4HC4094 and CD74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered tri-state outputs.

The parallel outputs may be connected directly to common bus lines.

Features

  • Buffered inputs.
  • Separate serial outputs synchronous to both positive and negative clock edges for cascading.
  • Fanout (over temperature range).
  • Standard outputs: 10 LSTTL loads.
  • Bus driver outputs: 15 LSTTL loads.
  • Wide operating temp range:.
  • 55°C to 125°C.
  • Balanced propagation delay and transition times.
  • Significant power reduction compared to LSTTL logic ICs.
  • HC types.
  • 2- to 6-V operation.

📥 Download Datasheet

Datasheet preview – CD54HC4094

Datasheet Details

Part number CD54HC4094
Manufacturer Texas Instruments
File Size 1.66 MB
Description 8-Stage Shift and Store Bus Register
Datasheet download datasheet CD54HC4094 Datasheet
Additional preview pages of the CD54HC4094 datasheet.

📁 Similar Datasheet

  • CD54 - Ind / Wirewound (Sumida)
  • CD54-390LB - Ind / Wirewound (Sumida)
  • CD54-390LC - Ind / Wirewound (Sumida)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON Semiconductor)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON)
  • CD54573CS - Tuner Band Switcher (HUAJING)
  • CD54NP-xxx - Ind / Wirewound (Sumida)
  • CD5021GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5022GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5030 - CD/USB Multi-Source Receiver User Manual (ECLIPSE)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
CD54HC4094, CD74HC4094, CD74HCT4094 SCHS211F – NOVEMBER 1997 – REVISED MARCH 2022 CDx4HC4094, CD74HCT4094 High-Speed CMOS Logic 8-Stage Shift and Store Bus Register, Three-State 1 Features • Buffered inputs • Separate serial outputs synchronous to both positive and negative clock edges for cascading • Fanout (over temperature range) – Standard outputs: 10 LSTTL loads – Bus driver outputs: 15 LSTTL loads • Wide operating temp range: −55°C to 125°C • Balanced propagation delay and transition times • Significant power reduction compared to LSTTL logic ICs • HC types – 2- to 6-V operation – High noise immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5 V • HCT types – 4.5- to 5.5-V operation – Direct LSTTL input logic compatibility, VIL= 0.
Published: |