Datasheet4U Logo Datasheet4U.com

CD54HCT280 - 9-Bit Odd/Even Parity Generator/Checker

This page provides the datasheet information for the CD54HCT280, a member of the CD54HC280 9-Bit Odd/Even Parity Generator/Checker family.

Datasheet Summary

Description

Typical Propagation Delay CL = 15pF, TA = 25oC = 17ns at VCC = 5V, Replaces LS180 Types Easily Cascadable Fanout (Over Temperature Range) - Standard Outputs 10 LSTTL Loads - Bus Driver Outputs

.

.

.

📥 Download Datasheet

Datasheet preview – CD54HCT280

Datasheet Details

Part number CD54HCT280
Manufacturer Texas Instruments
File Size 957.93 KB
Description 9-Bit Odd/Even Parity Generator/Checker
Datasheet download datasheet CD54HCT280 Datasheet
Additional preview pages of the CD54HCT280 datasheet.

📁 Similar Datasheet

  • CD54 - Ind / Wirewound (Sumida)
  • CD54-390LB - Ind / Wirewound (Sumida)
  • CD54-390LC - Ind / Wirewound (Sumida)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON Semiconductor)
  • CD54-470L - 200 mA/ PFM Step-Up Micropower Switching Regulator (ON)
  • CD54573CS - Tuner Band Switcher (HUAJING)
  • CD54NP-xxx - Ind / Wirewound (Sumida)
  • CD5021GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5022GO - (CD5021GO / CD5022GO) CMOS (Semico)
  • CD5030 - CD/USB Multi-Source Receiver User Manual (ECLIPSE)
Other Datasheets by Texas Instruments
  • CD54HCT283 - 4-Bit Binary Full Adder
  • CD54HCT20 - Dual 4-Input NAND Gates
  • CD54HCT20F - Dual 4-Input NAND Gates
  • CD54HCT238 - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting
  • CD54HCT238F - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting
  • CD54HCT240 - High-Speed CMOS Logic Octal Buffer/Line Drivers
  • CD54HCT241 - High-Speed CMOS Logic Octal Buffer/Line Drivers
  • CD54HCT243 - Quad-Bus Transceiver

Full PDF Text Transcription

Click to expand full text
Data sheet acquired from Harris Semiconductor SCHS175D November 1997 - Revised October 2003 CD54HC280, CD74HC280, CD54HCT280, CD74HCT280 High-Speed CMOS Logic 9-Bit Odd/Even Parity Generator/Checker [ /Title (CD74 HC280 , CD74 HCT28 0) /Subject (High Speed CMOS Logic 9-Bit Odd/E ven Parity Features Description • Typical Propagation Delay CL = 15pF, TA = 25oC = 17ns at VCC = 5V, • Replaces LS180 Types • Easily Cascadable • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . .
Published: |