Datasheet4U Logo Datasheet4U.com

CD74AC157 - QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

Datasheet Summary

Description

These quadruple 2-line to 1-line data selectors/multiplexers are designed for 1.5-V to 5.5-V VCC operation.

The ’AC157 devices feature a common strobe (G) input.

When the strobe is high, all outputs are low.

📥 Download Datasheet

Datasheet preview – CD74AC157

Datasheet Details

Part number CD74AC157
Manufacturer Texas Instruments
File Size 0.97 MB
Description QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
Datasheet download datasheet CD74AC157 Datasheet
Additional preview pages of the CD74AC157 datasheet.

📁 Similar Datasheet

  • CD7401 - Speaker (Turbosonic)
  • CD746A - ZENER DIODE (Compensated Deuices)
  • CD746A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD747A - ZENER DIODE (Compensated Deuices)
  • CD747A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD748A - ZENER DIODE (Compensated Deuices)
  • CD748A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD749A - ZENER DIODE (Compensated Deuices)
  • CD749A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD74FCT2245T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
Other Datasheets by Texas Instruments
  • CD74AC151 - 8-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
  • CD74AC153 - DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
  • CD74AC158 - QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
  • CD74AC10 - TRIPLE 3-INPUT POSITIVE-NAND GATES
  • CD74AC109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
  • CD74AC112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
  • CD74AC138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
  • CD74AC139 - DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

Full PDF Text Transcription

Click to expand full text
CD54AC157, CD74AC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS D AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage D Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption D Balanced Propagation Delays D ±24-mA Output Drive Current – Fanout to 15 F Devices D SCR-Latchup-Resistant CMOS Process and Circuit Design D Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015 SCHS335 – MARCH 2003 CD54AC157 . . . F PACKAGE CD74AC157 . . . E OR M PACKAGE (TOP VIEW) A /B 1 1A 2 1B 3 1Y 4 2A 5 2B 6 2Y 7 GND 8 16 VCC 15 G 14 4A 13 4B 12 4Y 11 3A 10 3B 9 3Y description/ordering information These quadruple 2-line to 1-line data selectors/multiplexers are designed for 1.5-V to 5.5-V VCC operation.
Published: |