Datasheet4U Logo Datasheet4U.com

CD74AC74 - DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

Datasheet Summary

Description

The ’AC74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

📥 Download Datasheet

Datasheet preview – CD74AC74

Datasheet Details

Part number CD74AC74
Manufacturer Texas Instruments
File Size 599.09 KB
Description DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
Datasheet download datasheet CD74AC74 Datasheet
Additional preview pages of the CD74AC74 datasheet.

📁 Similar Datasheet

  • CD7401 - Speaker (Turbosonic)
  • CD746A - ZENER DIODE (Compensated Deuices)
  • CD746A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD747A - ZENER DIODE (Compensated Deuices)
  • CD747A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD748A - ZENER DIODE (Compensated Deuices)
  • CD748A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD749A - ZENER DIODE (Compensated Deuices)
  • CD749A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD74FCT2245T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
Other Datasheets by Texas Instruments
  • CD74AC00 - QUADRUPLE 2-INPUT POSITIVE-NAND GATES
  • CD74AC02 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES
  • CD74AC04 - HEX INVERTERS
  • CD74AC05 - HEX INVERTERS
  • CD74AC08 - QUADRUPLE 2-INPUT POSITIVE-AND GATES
  • CD74AC10 - TRIPLE 3-INPUT POSITIVE-NAND GATES
  • CD74AC109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
  • CD74AC112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

Full PDF Text Transcription

Click to expand full text
CD54AC74, CD74AC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SCHS231D – SEPTEMBER 1998 – REVISED DECEMBER 2002 D AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply D Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption D Balanced Propagation Delays D ±24-mA Output Drive Current – Fanout to 15 F Devices D SCR-Latchup-Resistant CMOS Process and Circuit Design D Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015 CD54AC74 . . . F PACKAGE CD74AC74 . . . E OR M PACKAGE (TOP VIEW) 1CLR 1 1D 2 1CLK 3 1PRE 4 1Q 5 1Q 6 GND 7 14 VCC 13 2CLR 12 2D 11 2CLK 10 2PRE 9 2Q 8 2Q description/ordering information The ’AC74 dual positive-edge-triggered devices are D-type flip-flops.
Published: |