Datasheet4U Logo Datasheet4U.com

CD74FCT843A - BiCMOS 9-BIT BUS-INTERFACE D-TYPE LATCH

Datasheet Summary

Description

M PACKAGE (TOP VIEW) OE 1 1D 2 2D 3 3D 4 4D 5 5D 6 6D 7 7D 8 8D 9 9D 10 CLR 11 GND 12 24 VCC 23 1Q 22 2Q 21 3Q 20 4Q 19 5Q 18 6Q 17 7Q 16 8Q 15 9Q 14 PRE 13 LE The CD74FCT843A is a 9-bit, bus-interface, D-type latch with 3-state outputs, designed specifically for driving highly capacitive or rel

📥 Download Datasheet

Datasheet preview – CD74FCT843A

Datasheet Details

Part number CD74FCT843A
Manufacturer Texas Instruments
File Size 343.13 KB
Description BiCMOS 9-BIT BUS-INTERFACE D-TYPE LATCH
Datasheet download datasheet CD74FCT843A Datasheet
Additional preview pages of the CD74FCT843A datasheet.

📁 Similar Datasheet

  • CD74FCT2245T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
  • CD74FCT245T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
  • CD74FCT640T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
  • CD7401 - Speaker (Turbosonic)
  • CD746A - ZENER DIODE (Compensated Deuices)
  • CD746A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD747A - ZENER DIODE (Compensated Deuices)
  • CD747A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD748A - ZENER DIODE (Compensated Deuices)
  • CD748A - ZENER DIODE CHIPS (Deuices Incorporated)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
CD74FCT843A BiCMOS 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SCBS727 – JULY 2000 D BiCMOS Technology With Low Quiescent Power D Buffered Inputs D Noninverted Outputs D Input/Output Isolation From VCC D Controlled Output Edge Rates D 48-mA Output Sink Current D Output Voltage Swing Limited to 3.7 V D SCR Latch-Up-Resistant BiCMOS Process and Circuit Design D Packaged in Plastic Small-Outline Package description M PACKAGE (TOP VIEW) OE 1 1D 2 2D 3 3D 4 4D 5 5D 6 6D 7 7D 8 8D 9 9D 10 CLR 11 GND 12 24 VCC 23 1Q 22 2Q 21 3Q 20 4Q 19 5Q 18 6Q 17 7Q 16 8Q 15 9Q 14 PRE 13 LE The CD74FCT843A is a 9-bit, bus-interface, D-type latch with 3-state outputs, designed specifically for driving highly capacitive or relatively low-impedance loads.
Published: |