Datasheet Details
| Part number | CD74HCT137 |
|---|---|
| Manufacturer | Texas Instruments |
| File Size | 1.02 MB |
| Description | High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer |
| Datasheet |
|
|
|
|
Download the CD74HCT137 datasheet PDF. This datasheet also includes the CD74HC137 variant, as both parts are published together in a single manufacturer document.
| Part number | CD74HCT137 |
|---|---|
| Manufacturer | Texas Instruments |
| File Size | 1.02 MB |
| Description | High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer |
| Datasheet |
|
|
|
|
Both circuits have three binary select inputs (A0, A1 and A2) that can be latched by an active High Latch Enable (LE) signal to isolate the outputs from select-input changes.
A “Low” LE makes the output transparent to the input and the circuit functions as a one-of-eight decoder.
Two Output Enable inputs (OE1 and OE0) are provided to simplify cascading and to facilitate demultiplexing.
Data sheet acquired from Harris Semiconductor SCHS146F March 1998 - Revised October 2003 CD74HC137, CD74HCT137, CD54HC237, CD74HC237, CD74HCT237 High-Speed CMOS Logic, 3- to 8-Line Decoder/Demultiplexer with Address.
| Part Number | Description |
|---|---|
| CD74HCT132 | Quadruple 2-Input NAND Gates |
| CD74HCT132E | Quadruple 2-Input NAND Gates |
| CD74HCT132M | Quadruple 2-Input NAND Gates |
| CD74HCT138 | High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting |
| CD74HCT138E | High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting |
| CD74HCT139 | Dual 2- to 4-Line Decoder/Demultiplexer |
| CD74HCT10 | Triple 3-Input NAND Gates |
| CD74HCT107 | Dual J-K Flip-Flop |
| CD74HCT109 | Dual J-K Flip-Flop |
| CD74HCT10E | Triple 3-Input NAND Gates |