Datasheet4U Logo Datasheet4U.com

CD74HCT297 - Digital Phase-Locked Loop

This page provides the datasheet information for the CD74HCT297, a member of the CD74HC297 Digital Phase-Locked Loop family.

Datasheet Summary

Description

Digital Design Avoids Analog Compensation Errors Easily Cascadable for Higher Order Loops Useful Frequency Range - K-Clock .DC to 55MHz (Typ) - I/D-Clock DC to 35MHz (Typ) Dynami

📥 Download Datasheet

Datasheet preview – CD74HCT297

Datasheet Details

Part number CD74HCT297
Manufacturer Texas Instruments
File Size 273.75 KB
Description Digital Phase-Locked Loop
Datasheet download datasheet CD74HCT297 Datasheet
Additional preview pages of the CD74HCT297 datasheet.

📁 Similar Datasheet

  • CD74HCT393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HCT393E - Dual 4-Stage Binary Counter (Harris Corporation)
  • CD74HCT393M - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
  • CD74HC22106 - QMOS 8 x 8 x 1 Crosspoint Switches with Memory Control (Intersil Corporation)
  • CD74HC373 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373E - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M96 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HC393E - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
Other Datasheets by Texas Instruments
  • CD74HCT299 - 8-Bit Universal Shift Register
  • CD74HCT20 - Dual 4-Input NAND Gates
  • CD74HCT20E - Dual 4-Input NAND Gates
  • CD74HCT20M - Dual 4-Input NAND Gates
  • CD74HCT21 - High-Speed CMOS Logic Dual 4-Input AND Gate
  • CD74HCT221 - Dual Monostable Multivibrator
  • CD74HCT237 - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer
  • CD74HCT238 - High-Speed CMOS Logic 3 to 8-Line Decoder/Demultiplexer Inverting/Noninverting

Full PDF Text Transcription

Click to expand full text
Data sheet acquired from Harris Semiconductor SCHS177B November 1997 - Revised May 2003 CD54HC297, CD74HC297, CD74HCT297 High-Speed CMOS Logic Digital Phase-Locked Loop [ /Title (CD74 HC297 , CD74 HCT29 7) /Subject (HighSpeed CMOS Logic Digital PhaseLocked Features Description • Digital Design Avoids Analog Compensation Errors • Easily Cascadable for Higher Order Loops • Useful Frequency Range - K-Clock . . . . . . . . . . . . . . . . . . . . . . . . . .DC to 55MHz (Typ) - I/D-Clock . . . . . . . . . . . . . . . . . . . . DC to 35MHz (Typ) • Dynamically Variable Bandwidth • Very Narrow Bandwidth Attainable • Power-On Reset • Output Capability - Standard . . . . . . . . . . . . . . . . . . . . XORPDOUT, ECPDOUT - Bus Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Published: |