Download CD74HCT365 Datasheet PDF
CD74HCT365 page 2
Page 2
CD74HCT365 page 3
Page 3

CD74HCT365 Description

The ’HC365, ’HCT365, and ’HC366 silicon gate CMOS three-state buffers are general purpose highspeed non-inverting and inverting buffers. Logic Diagram for the HC/HCT365 and HC366 (Outputs for HC/HCT365 are plements of Those Shown, i.e., 1Y, 2Y, etc.) A. Inverter not included in HC/HCT 365.

CD74HCT365 Key Features

  • Buffered inputs
  • High current bus driver outputs
  • Typical propagation delay tPLH, tPHL = 8 ns
  • Fanout (over temperature range)
  • Standard outputs: 10 LSTTL Loads
  • Bus driver outputs: 15 LSTTL Loads
  • Wide operating temperature range: -55℃ to 125℃
  • Balanced propagation delay and transition times
  • Significant power reduction pared to LSTTL Logic ICs
  • HC types