Datasheet4U Logo Datasheet4U.com

CD74HCT4094M - 8-Stage Shift and Store Bus Register

This page provides the datasheet information for the CD74HCT4094M, a member of the CD74HC4094 8-Stage Shift and Store Bus Register family.

Datasheet Summary

Description

The CDx4HC4094 and CD74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered tri-state outputs.

The parallel outputs may be connected directly to common bus lines.

Features

  • Buffered inputs.
  • Separate serial outputs synchronous to both positive and negative clock edges for cascading.
  • Fanout (over temperature range).
  • Standard outputs: 10 LSTTL loads.
  • Bus driver outputs: 15 LSTTL loads.
  • Wide operating temp range:.
  • 55°C to 125°C.
  • Balanced propagation delay and transition times.
  • Significant power reduction compared to LSTTL logic ICs.
  • HC types.
  • 2- to 6-V operation.

📥 Download Datasheet

Datasheet preview – CD74HCT4094M

Datasheet Details

Part number CD74HCT4094M
Manufacturer Texas Instruments
File Size 1.66 MB
Description 8-Stage Shift and Store Bus Register
Datasheet download datasheet CD74HCT4094M Datasheet
Additional preview pages of the CD74HCT4094M datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
CD54HC4094, CD74HC4094, CD74HCT4094 SCHS211F – NOVEMBER 1997 – REVISED MARCH 2022 CDx4HC4094, CD74HCT4094 High-Speed CMOS Logic 8-Stage Shift and Store Bus Register, Three-State 1 Features • Buffered inputs • Separate serial outputs synchronous to both positive and negative clock edges for cascading • Fanout (over temperature range) – Standard outputs: 10 LSTTL loads – Bus driver outputs: 15 LSTTL loads • Wide operating temp range: −55°C to 125°C • Balanced propagation delay and transition times • Significant power reduction compared to LSTTL logic ICs • HC types – 2- to 6-V operation – High noise immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5 V • HCT types – 4.5- to 5.5-V operation – Direct LSTTL input logic compatibility, VIL= 0.
Published: |