Datasheet4U Logo Datasheet4U.com

DS160PT801 - 8-Lane 16-Channel Retimer

General Description

A_PETn0 .

.

.

Key Features

  • 8-lane (16-channel) protocol-aware PCI-express retimer supporting 16.0, 8.0, 5.0, and 2.5 GT/s interfaces.
  • Inter-chip communication (ICC) enable dual chip link width scaling to form 16-lane Gen-4 retimer.
  • Supports common clock, separate reference clock with no spread spectrum clocking (SSC), and separate reference clock with SSC.
  • Supports 2x4 bifurcation.
  • Adaptive receive CTLE and DFE supporting maximum PCIe Gen-4 channel loss.
  • Supports equa.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS160-40THD02 SCHOTTKY BARRIER DIODE JCET
DS1602 Elapsed Time Counter Maxim Integrated
DS1603 TRI-STATE Dual Receiver National
DS1603 Elapsed Time Counter Maxim Integrated
DS1608 EconoRAM Time Chip Dallas Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
DS160PR410 Quad Channel PCI Express 4.0 Linear Redriver
DS1691 Line Drivers
DS1691A Line Drivers
DS16EV5110 DS16EV5110 Video Equalizer (3D+C) for DVI HDMI Sink-Side Applications (Rev. M)
DS16EV5110A Video Equalizer (3D+C) for DVI HDMI Source/Repeater/Sink Applications (Rev. C)

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS160PT801 SNLS592A – DECEMBER 2020 – REVISED JUNE 2022 DS160PT801 PCIe® 4.0, 16 Gbps, 8-Lane (16-Channel) Retimer 1 Features • 8-lane (16-channel) protocol-aware PCI-express retimer supporting 16.0, 8.0, 5.0, and 2.5 GT/s interfaces • Inter-chip communication (ICC) enable dual chip link width scaling to form 16-lane Gen-4 retimer • Supports common clock, separate reference clock with no spread spectrum clocking (SSC), and separate reference clock with SSC • Supports 2x4 bifurcation • Adaptive receive CTLE and DFE supporting maximum PCIe Gen-4 channel loss • Supports equalization training • Low-latency architecture • On-chip eye opening monitor (EOM) and PCIe receive margining capability • Small 8.50-mm × 13.