Datasheet4U Logo Datasheet4U.com

DS90CR486 - 133MHz 48-Bit Channel Link Deserializer

Description

The DS90CR486 receiver converts eight Low Voltage Differential Signaling (LVDS) data streams back into 48 bits of LVCMOS/LVTTL data.

Using a 133MHz clock, the data throughput is 6.384Gbit/s (798Mbytes/s).

The multiplexing of data lines provides a substantial cable reduction.

Features

  • 1.
  • 2 Up to 6.384 Gbps Throughput.
  • 66MHz to 133MHz Input Clock Support.
  • Reduces Cable and Connector Size and Cost.
  • Cable Deskew Function.
  • DC Balance Reduces ISI Distortion.
  • For Point-to-Point Backplane or Cable.

📥 Download Datasheet

Datasheet preview – DS90CR486

Datasheet Details

Part number DS90CR486
Manufacturer Texas Instruments
File Size 1.31 MB
Description 133MHz 48-Bit Channel Link Deserializer
Datasheet download datasheet DS90CR486 Datasheet
Additional preview pages of the DS90CR486 datasheet.

📁 Similar Datasheet

  • DS90CR483 - 48-Bit LVDS Channel Link Serializer/Deserializer (National Semiconductor)
  • DS90CR484 - 48-Bit LVDS Channel Link Serializer/Deserializer (National Semiconductor)
  • DS90CR485 - 133MHz 48-bit Channel Link Serializer (National Semiconductor)
  • DS90CR211 - 21-Bit Channel Link (National Semiconductor)
  • DS90CR212 - 21-Bit Channel Link (National Semiconductor)
  • DS90CR213 - 21-Bit Channel Link (National Semiconductor)
  • DS90CR214 - 21-Bit Channel Link 66 MHz (National Semiconductor)
  • DS90CR215 - +3.3V Rising Edge Data Strobe LVDS (National Semiconductor)
  • DS90CR216 - +3.3V Rising Edge Data Strobe LVDS (National Semiconductor)
  • DS90CR217 - +3.3V Rising Edge Data Strobe LVDS (National Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
DS90CR486 www.ti.com SNLS149C – FEBRUARY 2003 – REVISED MARCH 2013 DS90CR486 133MHz 48-Bit Channel Link Deserializer (6.384 Gbps) Check for Samples: DS90CR486 FEATURES 1 •2 Up to 6.384 Gbps Throughput • 66MHz to 133MHz Input Clock Support • Reduces Cable and Connector Size and Cost • Cable Deskew Function • DC Balance Reduces ISI Distortion • For Point-to-Point Backplane or Cable Applications • Low Power, 890 mW Typ at 133MHz • Flow through Pinout for Easy PCB Design • +3.3V Supply Voltage • 100-pin TQFP Package • Conforms to TIA/EIA-644-A-2001 LVDS Standard DESCRIPTION The DS90CR486 receiver converts eight Low Voltage Differential Signaling (LVDS) data streams back into 48 bits of LVCMOS/LVTTL data. Using a 133MHz clock, the data throughput is 6.384Gbit/s (798Mbytes/s).
Published: |