DS90LT012A Datasheet PDF (3V LVDS Single CMOS Differential Line Receiver)

DS90LT012A - 3V LVDS Single CMOS Differential Line Receiver

Description

The DS90LV012A and DS90LT012A are single CMOS differential line receivers designed for applications requiring ultra low power dissipation, low noise, and high data rates.

Features

1.
2 Compatible with ANSI TIA/EIA-644-A Standard.
>400 Mbps (200 MHz) switching rates.
100 ps differential skew (typical).
3.5 ns maximum propagation delay.
Integrated line termination resistor (102Ω typical).
Single 3.3V power supply design (2.7V to 3.6V range).
Power down high impedance on LVDS inputs.
Accepts small swing (350 mV typical) differential signal levels.
LVDS receiver inputs accept LVDS/BLVDS/LVPECL inp.

Datasheet Details

Part number	DS90LT012A
Manufacturer	Texas Instruments
File Size	0.98 MB
Description	3V LVDS Single CMOS Differential Line Receiver
Datasheet	DS90LT012A Datasheet
Additional preview pages of the DS90LT012A datasheet.

📁 Similar Datasheet

DS90LT012A - 3V LVDS Single CMOS Differential Line Receiver (National Semiconductor)

DS90LT012AQ - Automotive LVDS Differential Line Receiver (National Semiconductor)

DS90LV001 - 3.3V LVDS-LVDS Buffer (National Semiconductor)

DS90LV004 - 4-Channel LVDS Buffer/Repeater (National Semiconductor)

DS90LV011A - 3V LVDS Single High Speed Differential Driver (National Semiconductor)

DS90LV012A - 3V LVDS Single CMOS Differential Line Receiver (National Semiconductor)

DS90LV017 - LVDS Single High Speed Differential Driver (National Semiconductor)

DS90LV017A - LVDS Single High Speed Differential Driver (National Semiconductor)

DS90LV018A - 3V LVDS Single CMOS Differential Line Receiver (National Semiconductor)

DS90LV019 - 3.3V or 5V LVDS Driver/Receiver (National Semiconductor)

Full PDF Text Transcription

Click to expand full text

DS90LT012A, DS90LV012A www.ti.com SNLS141D – AUGUST 2002 – REVISED APRIL 2013 DS90LV012A /DS90LT012A 3V LVDS Single CMOS Differential Line Receiver Check for Samples: DS90LT012A, DS90LV012A FEATURES 1 •2 Compatible with ANSI TIA/EIA-644-A Standard • >400 Mbps (200 MHz) switching rates • 100 ps differential skew (typical) • 3.5 ns maximum propagation delay • Integrated line termination resistor (102Ω typical) • Single 3.3V power supply design (2.7V to 3.6V range) • Power down high impedance on LVDS inputs • Accepts small swing (350 mV typical) differential signal levels • LVDS receiver inputs accept LVDS/BLVDS/LVPECL inputs • Supports open, short and terminated input fail- safe • Pinout simplifies PCB layout • Low Power Dissipation (10mW typical@ 3.

Published: Mar 26, 2020 |