Download DS90UR124-Q1 Datasheet PDF
DS90UR124-Q1 page 2
Page 2
DS90UR124-Q1 page 3
Page 3

DS90UR124-Q1 Description

The DS90URxxx-Q1 chipset translates a 24-bit parallel bus into a fully transparent data/control FPDLink II LVDS serial stream with embedded clock information. This chipset is ideally suited for driving graphical data to displays requiring 18-bit color depth: RGB666 + HS, VS, DE + three additional generalpurpose data channels.

DS90UR124-Q1 Key Features

  • 1 Supports Displays With 18-Bit Color Depth
  • 5-MHz to 43-MHz Pixel Clock
  • Automotive-Grade Product AEC-Q100 Grade 2 Qualified
  • 24:1 Interface pression
  • Embedded Clock With DC Balancing Supports AC-Coupled Data Transmission
  • Capable to Drive up to 10 Meters Shielded Twisted-Pair Cable
  • No Reference Clock Required (Deserializer)
  • Meets ISO 10605 ESD
  • Greater than 8 kV HBM ESD Structure
  • Hot Plug Support