Download DS92LV1021 Datasheet PDF
DS92LV1021 page 2
Page 2
DS92LV1021 page 3
Page 3

DS92LV1021 Description

The DS92LV1021 transforms a 10-bit wide parallel CMOS/TTL data bus into a single high speed Bus LVDS serial data stream with embedded clock. The DS92LV1210 receives the Bus LVDS serial data stream and transforms it back into a 10-bit wide parallel data bus and separates clock. The DS92LV1021 may transmit data over heavily loaded backplanes or 10 meters of cable.

DS92LV1021 Key Features

  • 2 Ensured Transition Every Data Transfer Cycle
  • Single Differential Pair Eliminates Multi
  • Flow-through Pinout for Easy PCB Layout
  • 400 Mbps Serial Bus LVDS Bandwidth (at 40
  • 10-bit Parallel Interface for 1 Byte Data Plus 2
  • Synchronization Mode and LOCK Indicator
  • Programmable Edge Trigger on Clock
  • High Impedance on Receiver Inputs When
  • Bus LVDS Serial Output Rated for 27Ω Load
  • Small 28-lead SSOP Package (DB)