Datasheet4U Logo Datasheet4U.com

LM2502 - MPL Display Interface Serializer/Deserializer

General Description

The LM2502 device is a dual link display interface SERDES that adapts existing CPU / video busses to a low power current-mode serial MPL link.

The chipset may also be used for a RGB565 application with glue logic.

Key Features

  • 1.
  • 2 >300 Mbps Dual Link Raw Throughput.
  • MPL Physical Layer (MPL-0).
  • Pin Selectable Master / Slave Mode.
  • Frequency Reference Transport.
  • Complete LVCMOS / MPL Translation.
  • Interface Modes:.
  • 16-bit CPU, i80 or m68 Style.
  • RGB565 with Glue Logic.
  • 30°C to 85°C Operating Range.
  • Link Power Down Mode Reduces IDDZ < 10 µA.
  • Dual Display Support (CS1.
  • & CS2.
  • ).
  • Via-less MPL Interconnec.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LM2502 Mobile Pixel Link (MPL) Display Interface Serializer/Deserializer National Semiconductor
LM250 ADJUSTABLE VOLTAGE REGULATORS STMicroelectronics
LM25005 STEP-DOWN SWITCHING REGULATOR National Semiconductor
LM25007 Step-Down Switching Regulator National Semiconductor
LM2501 Mobile Pixel Link (MPL) Camera Interface Serializer/Deserializer National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
LM25005 2.5A Step-Down Switching Regulator
LM25005MH 2.5A Step-Down Switching Regulator
LM25007 0.5A Step-Down Switching Regulator
LM25010 1-A Step-Down Switching Regulator
LM25010-Q1 1-A Step-Down Switching Regulator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LM2502 www.ti.com SNLS176L – JANUARY 2004 – REVISED MAY 2013 Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer Check for Samples: LM2502 FEATURES 1 •2 >300 Mbps Dual Link Raw Throughput • MPL Physical Layer (MPL-0) • Pin Selectable Master / Slave Mode • Frequency Reference Transport • Complete LVCMOS / MPL Translation • Interface Modes: – 16-bit CPU, i80 or m68 Style – RGB565 with Glue Logic • −30°C to 85°C Operating Range • Link Power Down Mode Reduces IDDZ < 10 µA • Dual Display Support (CS1* & CS2*) • Via-less MPL Interconnect Feature • 3.0V Supply Voltage (VDD and VDDA) • Interfaces to 1.7V to 3.