Datasheet4U Logo Datasheet4U.com

LM2512A - 24-Bit RGB Display Interface Serializer

General Description

The LM2512A is a MPL Serializer (SER) that performs a 24-bit to 18-bit Dither operation and serialization of the video signals to Mobile Pixel link (MPL) levels on only 3 or 4 active signals.

An optional Look Up Table (Three X 256 X 8 bit RAM) is also provided for independent color correction.

Key Features

  • 1.
  • 2 24-bit RGB Interface Support up to 640 x 480 VGA Format.
  • Optional 24 to 18-bit Dithering.
  • Optional Look Up Table for Independent Color Correction.
  • MPL-1 Physical Layer.
  • SPI Interface for Look Up Table Control and Loading.
  • Low Power Consumption & Powerdown State.
  • Level Translation Between Host and Display.
  • Optional Auto Power Down on STOP PCLK.
  • Frame Sequence Bits Auto Resync upon Data or Clock Error.
  • 1.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LM2512 Mobile Pixel Link Level 0 / 24-Bit RGB Display Interface Serializer National Semiconductor
LM25115 Secondary Side Post Regulator Controller National Semiconductor
LM250 ADJUSTABLE VOLTAGE REGULATORS STMicroelectronics
LM25005 STEP-DOWN SWITCHING REGULATOR National Semiconductor
LM25007 Step-Down Switching Regulator National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
LM25122-Q1 Wide-Input Synchronous Boost Controller
LM25101 Half-Bridge Gate Drivers
LM25101A Half-Bridge Gate Drivers
LM25101B Half-Bridge Gate Drivers
LM25101C Half-Bridge Gate Drivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LM2512A www.ti.com SNLS269B – AUGUST 2007 – REVISED MAY 2013 LM2512A Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table Check for Samples: LM2512A FEATURES 1 •2 24-bit RGB Interface Support up to 640 x 480 VGA Format • Optional 24 to 18-bit Dithering • Optional Look Up Table for Independent Color Correction • MPL-1 Physical Layer • SPI Interface for Look Up Table Control and Loading • Low Power Consumption & Powerdown State • Level Translation Between Host and Display • Optional Auto Power Down on STOP PCLK • Frame Sequence Bits Auto Resync upon Data or Clock Error • 1.6V to 2.0V Core / Analog Supply Voltage • 1.6V to 3.