Datasheet4U Logo Datasheet4U.com

LMK1D1212 - Low Additive Jitter LVDS Buffer

General Description

The LMK1D1212 clock buffer distributes with minimum skew one of two selectable clock inputs (IN0, IN1) to 12 pairs of differential LVDS clock outputs (OUT0 through OUT11).

Similarly, the LMK1D1216 distributes 16 pairs of differential LVDS clock outputs (OUT0 through OUT15).

Key Features

  • High-performance LVDS clock buffer family: up to 2 GHz.
  • 2:12 differential buffer (LMK1D1212).
  • 2:16 differential buffer (LMK1D1216).
  • Supply voltage: 1.71 V to 3.465 V.
  • Low additive jitter: < 60 fs RMS maximum in 12- kHz to 20-MHz at 156.25 MHz.
  • Very low phase noise floor: -164 dBc/Hz (typical).
  • Very low propagation delay: < 575 ps maximum.
  • Output skew: 20 ps maximum.
  • High-swing LVDS (boosted mode): 500-mV VOD typica.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LMK1D1212, LMK1D1216 SNAS823A – OCTOBER 2021 – REVISED APRIL 2023 LMK1D121x Low Additive Jitter LVDS Buffer 1 Features • High-performance LVDS clock buffer family: up to 2 GHz – 2:12 differential buffer (LMK1D1212) – 2:16 differential buffer (LMK1D1216) • Supply voltage: 1.71 V to 3.465 V • Low additive jitter: < 60 fs RMS maximum in 12- kHz to 20-MHz at 156.