Datasheet4U Logo Datasheet4U.com

LMP90080-Q1 - Multi-Channel 16-Bit Sensor AFE

General Description

The LMP90080-Q1 is a highly integrated, multichannel, low-power 16-bit Sensor AFE.

The devices feature a precision, 16-bit Sigma Delta Analog-toDigital Converter (ADC) with a low-noise programmable gain amplifier and a fully differential high impedance analog input multiplexer.

Key Features

  • 1.
  • 23 16-Bit Low-Power Sigma Delta ADC.
  • True Continuous Background Calibration at All Gains.
  • In-Place System Calibration Using Expected Value Programming.
  • Low-Noise Programmable Gain (1x - 128x).
  • Continuous Background Open/Short and Out of Range Sensor Diagnostics.
  • 8 Output Data Rates (ODR) with Single-Cycle Settling.
  • 2 Matched Excitation Current Sources from 100 µA to 1000 µA.
  • 4-DIFF / 7-SE Inputs.
  • 2-DIFF / 4-SE Inp.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LMP90080 Sensor AFE System National Semiconductor
LMP90077 Sensor AFE System National Semiconductor
LMP90078 Sensor AFE System National Semiconductor
LMP90079 Sensor AFE System National Semiconductor
LMP90097 Sensor AFE System National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
LMP90080 Sensor AFE
LMP90077 Sensor AFE
LMP90078 Sensor AFE
LMP90079 Sensor AFE
LMP90097 24-Bit Sensor AFE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LMP90080-Q1 www.ti.com SNIS186A – MAY 2013 – REVISED JANUARY 2014 LMP90080-Q1 Multi-Channel 16-Bit Sensor AFE with Background Calibration Check for Samples: LMP90080-Q1 FEATURES 1 •23 16-Bit Low-Power Sigma Delta ADC • True Continuous Background Calibration at All Gains • In-Place System Calibration Using Expected Value Programming • Low-Noise Programmable Gain (1x - 128x) • Continuous Background Open/Short and Out of Range Sensor Diagnostics • 8 Output Data Rates (ODR) with Single-Cycle Settling • 2 Matched Excitation Current Sources from 100 µA to 1000 µA • 4-DIFF / 7-SE Inputs • 2-DIFF / 4-SE Inputs • 7 General Purpose Input/Output Pins • Chopper-Stabilized Buffer for Low Offset • SPI 4/3-Wire with CRC Data Link Error Detection • 50 Hz to 60 Hz Line Rejection at ODR ≤13.