Datasheet4U Logo Datasheet4U.com

SN54ABT574 - OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

Description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

📥 Download Datasheet

Datasheet preview – SN54ABT574

Datasheet Details

Part number SN54ABT574
Manufacturer Texas Instruments
File Size 1.58 MB
Description OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
Datasheet download datasheet SN54ABT574 Datasheet
Additional preview pages of the SN54ABT574 datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN54ABT574, SN74ABT574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS191F − JANUARY 1991 − REVISED SEPTEMBER 2003 D Typical VOLP (Output Ground Bounce) <1 V at VCC = 5 V, TA = 25°C D High-Drive Outputs (−32-mA IOH, 64-mA IOL) D Ioff Supports Partial-Power-Down Mode Operation D Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD 17 D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) SN54ABT574 . . . J OR W PACKAGE SN74ABT574A . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW) SN74ABT574A . . . RGY PACKAGE (TOP VIEW) SN54ABT574 . . .
Published: |