Datasheet4U Logo Datasheet4U.com

SN54ABT833 - 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

Description

The ’ABT833 8-bit to 9-bit parity transceivers are designed for communication between data buses.

When data is transmitted from the A bus to the B bus, a parity bit is generated.

📥 Download Datasheet

Datasheet preview – SN54ABT833

Datasheet Details

Part number SN54ABT833
Manufacturer Texas Instruments
File Size 354.75 KB
Description 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
Datasheet download datasheet SN54ABT833 Datasheet
Additional preview pages of the SN54ABT833 datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
D State-of-the-Art EPIC-ΙΙB™ BiCMOS Design Significantly Reduces Power Dissipation D ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) D Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 D Typical VOLP (Output Ground Bounce) < 1 V at VCC = 5 V, TA = 25°C D High-Drive Outputs (–32-mA IOH, 64-mA IOL ) D Parity Error Flag With Parity Generator/Checker D Register for Storage of the Parity Error Flag D Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs description The ’ABT833 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated.
Published: |