SN54ABTH32543 - 36-BIT REGISTERED BUS TRANSCEIVERS

Datasheet Summary

Description

The ’ABTH32543 are 36-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction.

These devices can be used as two 18-bit transceivers or one 36-bit transceiver.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	SN54ABTH32543
Manufacturer	Texas Instruments
File Size	353.10 KB
Description	36-BIT REGISTERED BUS TRANSCEIVERS
Datasheet	SN54ABTH32543 Datasheet
Additional preview pages of the SN54ABTH32543 datasheet.

📁 Similar Datasheet

SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS04 - HEX INVERTER (Motorola Inc)
SN54LS05 - HEX INVERTER (Motorola Inc)
SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)

Other Datasheets by Texas Instruments

SN54ABTH32245 - 36-BIT BUS TRANSCEIVERS
SN54ABTH32316 - 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS
SN54ABTH32318 - 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS
SN54ABTH162245 - 16-BIT BUS TRANSCEIVERS
SN54ABTH162260 - 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES
SN54ABTH16244 - 16-BIT BUFFERS/DRIVERS
SN54ABTH16245 - 16-BIT BUS TRANSCEIVERS
SN54ABTH16823 - 18-BIT BUS-INTERFACE FLIP-FLOPS

Full PDF Text Transcription

Click to expand full text

D Members of the Texas Instruments Widebus+™ Family D State-of-the-Art EPIC-ΙΙB™ BiCMOS Design Significantly Reduces Power Dissipation D Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 D Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 5 V, TA = 25°C D High-Impedance State During Power Up and Power Down D Released as DSCC SMD 5962-9557801NXD SN54ABTH32543, SN74ABTH32543 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS230F – JUNE 1992 – REVISED MAY 1997 D Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise D High-Drive Outputs (–32-mA IOH, 64-mA IOL) D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Package Options Include 100-Pin Plastic Thin Quad Flat (PZ) Package With 14 × 14-mm Body Using 0.

Published: May 20, 2023 |