Datasheet4U Logo Datasheet4U.com

SN54AS136 - QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE

This page provides the datasheet information for the SN54AS136, a member of the SN54ALS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE family.

Description

These devices contain four independent Exclusive-OR gates with open-collector outputs.

They perform the Boolean functions Y = A ⊕ B = AB + AB in positive logic.

A common application is a true/complement element.

📥 Download Datasheet

Datasheet preview – SN54AS136

Datasheet Details

Part number SN54AS136
Manufacturer Texas Instruments
File Size 37.58 KB
Description QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE
Datasheet download datasheet SN54AS136 Datasheet
Additional preview pages of the SN54AS136 datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN54ALS136, SN54AS136, SN74ALS136, SN74AS136 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES WITH OPEN-COLLECTOR OUTPUTS SDAS162 – MARCH 1984–REVISED OCTOBER 1988 • Package Options include Plastic “Small Outline” Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs • Dependable Texas Instruments Quality and Reliability description These devices contain four independent Exclusive-OR gates with open-collector outputs. They perform the Boolean functions Y = A ⊕ B = AB + AB in positive logic. A common application is a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.
Published: |