SN54CDC341 Description
The SN54CDC341 is a high-performance clockdriver circuit that distributes one (A) input signal to eight (Y) outputs with minimum skew for clock distribution. Through the use of the control pins (1G and 2G), the outputs can be placed in a low state regardless of the A input. The propagation delays are adjusted at the factory using the P0 and P1 pins.