Datasheet4U Logo Datasheet4U.com

SN54F74J - DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

This page provides the datasheet information for the SN54F74J, a member of the SN54F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS family.

Description

These devices contain two independent positiveedge-triggered D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs.

📥 Download Datasheet

Datasheet preview – SN54F74J

Datasheet Details

Part number SN54F74J
Manufacturer Texas Instruments
File Size 1.15 MB
Description DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
Datasheet download datasheet SN54F74J Datasheet
Additional preview pages of the SN54F74J datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments
  • SN54F74 - DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
  • SN54F00 - QUADRUPLE 2-INPUT POSITIVE-NAND GATES
  • SN54F02 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES
  • SN54F04 - HEX INVERTERS
  • SN54F10 - TRIPLE 3-INPUT POSITIVE-NAND GATE
  • SN54F109 - DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOP
  • SN54F11 - Triple 3-Input AND Gate
  • SN54F138 - 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

Full PDF Text Transcription

Click to expand full text
SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET SDFS046A – MARCH 1987 – REVISED OCTOBER 1993 • Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain two independent positiveedge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse.
Published: |