Datasheet4U Logo Datasheet4U.com

SN54HC112 Datasheet Dual J-k Negative-edge-triggered Flip-flops

Manufacturer: Texas Instruments

Overview: SN54HC112, SN74HC112 SCLS099H – DECEMBER 1982 – REVISED JUNE 2022 SNx4HC112 Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset.

General Description

The ’HC112 devices contain two independent J-K negative-edge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock (CLK) pulse.

Key Features

  • Wide operating voltage range of 2 V to 6 V.
  • Outputs can drive up to 10 LSTTL loads.
  • Low power consumption, 40-μA max ICC.
  • Typical tpd = 13 ns.
  • ±4-mA output drive at 5 V.
  • Low input current of 1 μA max 2.

More Datasheets from Texas Instruments

Part Number Description
SN54HC11 Triple 3-Input AND Gates
SN54HC10 TRIPLE 3-INPUT POSITIVE-NAND GATES
SN54HC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
SN54HC10J TRIPLE 3-INPUT POSITIVE-NAND GATES
SN54HC125 Quadruple Buffers
SN54HC125J Quadruple Buffers
SN54HC126 Quadruple Buffers
SN54HC126J Quadruple Buffers
SN54HC132 Quadruple Positive-NAND Gates
SN54HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54HC112 Distributor