Datasheet4U Logo Datasheet4U.com

SN54HCT138J - 3-Line to 8-Line Decoders/Demultiplexers

This page provides the datasheet information for the SN54HCT138J, a member of the SN54HCT138 3-Line to 8-Line Decoders/Demultiplexers family.

Datasheet Summary

Description

The ’HCT138 devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times.

In high-performance memory systems, these decoders can minimize the effects of system decoding.

Features

  • Operating voltage range of 4.5 V to 5.5 V.
  • Outputs can drive up to 10 LSTTL loads.
  • Low power consumption, 80-µA max ICC.
  • Typical tpd = 17 ns.
  • ±4-mA output drive at 5 V.
  • Low input current of 1 µA max.
  • Inputs are TTL-Voltage compatible.
  • Designed specifically for high-speed memory decoders and data transmission systems.
  • Incorporate three enable inputs to simplify cascading and/or data reception 2.

📥 Download Datasheet

Datasheet preview – SN54HCT138J

Datasheet Details

Part number SN54HCT138J
Manufacturer Texas Instruments
File Size 1.77 MB
Description 3-Line to 8-Line Decoders/Demultiplexers
Datasheet download datasheet SN54HCT138J Datasheet
Additional preview pages of the SN54HCT138J datasheet.

📁 Similar Datasheet

  • SN54HC595J - 16-bit bus transceiver and transparant D-type latch (nexperia)
  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
Other Datasheets by Texas Instruments
  • SN54HCT138 - 3-Line to 8-Line Decoders/Demultiplexers
  • SN54HCT139 - Dual 2-Line To 4-Line Decoders/Demultiplexers
  • SN54HCT125 - QUADRUPLE BUS BUFFER GATE
  • SN54HCT14 - Hex Schmitt-Trigger Inverter
  • SN54HCT157 - QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXER
  • SN54HCT00 - QUADRUPLE 2-INPUT POSITIVE-NAND GATE
  • SN54HCT02 - QUADRUPLE 2-INPUT POSITIVE-NOR GATE
  • SN54HCT04 - HEX INVERTER

Full PDF Text Transcription

Click to expand full text
SN54HCT138, SN74HCT138 SCLS171F – MARCH 1984 – REVISED MARCH 2022 SNx4HCT138 3-Line to 8-Line Decoders/Demultiplexers 1 Features • Operating voltage range of 4.5 V to 5.5 V • Outputs can drive up to 10 LSTTL loads • Low power consumption, 80-µA max ICC • Typical tpd = 17 ns • ±4-mA output drive at 5 V • Low input current of 1 µA max • Inputs are TTL-Voltage compatible • Designed specifically for high-speed memory decoders and data transmission systems • Incorporate three enable inputs to simplify cascading and/or data reception 2 Description The ’HCT138 devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding.
Published: |