Datasheet4U Logo Datasheet4U.com

SN54LS273 - OCTAL D-TYPE FLIP-FLOP

This page provides the datasheet information for the SN54LS273, a member of the SN54273 OCTAL D-TYPE FLIP-FLOP family.

Datasheet Summary

Description

These monolithic, positive-edge-triggered flipflops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse.

📥 Download Datasheet

Datasheet preview – SN54LS273

Datasheet Details

Part number SN54LS273
Manufacturer Texas Instruments
File Size 633.29 KB
Description OCTAL D-TYPE FLIP-FLOP
Datasheet download datasheet SN54LS273 Datasheet
Additional preview pages of the SN54LS273 datasheet.

📁 Similar Datasheet

  • SN54LS273 - OCTAL D FLIP-FLOP (Motorola)
  • SN54LS279 - QUAD SET-RESET LATCH (Motorola)
  • SN54LS20 - DUAL 4-INPUT NAND GATE (Motorola Inc)
  • SN54LS21 - DUAL 4-INPUT AND GATE (Motorola Inc)
  • SN54LS22 - DUAL 4-INPUT NAND GATE (Motorola Inc)
  • SN54LS221 - DUAL MONOSTABLE MULTIVIBRATORS (Motorola Inc)
  • SN54LS240 - OCTAL BUFFER/LINE DRIVER (Motorola Inc)
  • SN54LS241 - OCTAL BUFFER/LINE DRIVER (Motorola)
  • SN54LS242 - QUAD BUS TRANSCEIVER (Motorola Inc)
  • SN54LS243 - QUAD BUS TRANSCEIVER (Motorola Inc)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
• Contains Eight Flip-Flops With Single-Rail Outputs • Buffered Clock and Direct Clear Inputs • Individual Data Input to Each Flip-Flop • Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators description These monolithic, positive-edge-triggered flipflops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect ar the output.
Published: |