SN54LV74 - DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

Texas Instruments

General Description

These dual positive-edge-triggered D-type flipflops are designed for 2.7-V to 5.5-V VCC operation.

SN54LV74 .

📥 Download Datasheet

Datasheet Details

Part number	SN54LV74
Manufacturer	Texas Instruments
File Size	126.60 KB
Description	DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
Datasheet	SN54LV74 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
SN54LS00	QUAD 2-INPUT NAND GATE	Motorola Inc
SN54LS01	QUAD 2-INPUT NAND GATE	Motorola Inc
SN54LS02	QUAD 2-INPUT NOR GATE	Motorola Inc
SN54LS03	QUAD 2-INPUT NAND GATE	Motorola Inc
SN54LS04	HEX INVERTER	Motorola Inc

Other Datasheets by Texas Instruments

Part Number	Description
SN54LV74A	Dual Positive-Edge-Triggered D-Type Flip-Flop
SN54LV00A	Quadruple 2-Input Positive-NAND Gates
SN54LV02A	Quadruple 2-Input Positive-NOR Gates
SN54LV06A	Hex Inverter Buffers/Drivers
SN54LV10A	TRIPLE 3-INPUT POSITIVE-NAND GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D EPIC ™ (Enhanced-Performance Implanted CMOS) 2-µ Process D Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C D Typical VOHV (Output VOH Undershoot) > 2 V at VCC, TA = 25°C D ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) D Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 D Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs description These dual positive-edge-triggered D-type flipflops are designed for 2.7-V to 5.5-V VCC operation. SN54LV74 . . .