Datasheet4U Logo Datasheet4U.com

SN54LVC138A - 3-Line to 8-Line Decoders Demultiplexers

General Description

The SN74LVC138A devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times.

In high-performance memory systems, these decoders minimize the effects of system decoding.

Key Features

  • 1 Operate From 1.65 V to 3.6 V.
  • Inputs Accept Voltages to 5.5 V.
  • Max tpd of 5.8 ns at 3.3 V.
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C.
  • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C.
  • Latch-Up Performance Exceeds 250 mA Per JESD 17 3.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN54LS00 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS01 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS02 QUAD 2-INPUT NOR GATE Motorola Inc
SN54LS03 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS04 HEX INVERTER Motorola Inc

Other Datasheets by Texas Instruments

Part Number Description
SN54LVC14A Hex Schmitt-trigger inverters
SN54LVC157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
SN54LVC00A Quadruple 2-Input Positive-NAND Gate
SN54LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATE
SN54LVC04A Hex Inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN54LVC138A, SN74LVC138A SCAS291W – MARCH 1993 – REVISED OCTOBER 2016 SN74LVC138A 3-Line to 8-Line Decoders Demultiplexers 1 Features •1 Operate From 1.65 V to 3.6 V • Inputs Accept Voltages to 5.5 V • Max tpd of 5.8 ns at 3.3 V • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C • Latch-Up Performance Exceeds 250 mA Per JESD 17 3 Description The SN74LVC138A devices are designed for highperformance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders minimize the effects of system decoding.