Datasheet4U Logo Datasheet4U.com

SN54LVTH126 - 3.3-V ABT QUADRUPLE BUS BUFFER

Description

These bus buffers are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

SN54LVTH126 .

.

📥 Download Datasheet

Datasheet preview – SN54LVTH126

Datasheet Details

Part number SN54LVTH126
Manufacturer Texas Instruments
File Size 968.40 KB
Description 3.3-V ABT QUADRUPLE BUS BUFFER
Datasheet download datasheet SN54LVTH126 Datasheet
Additional preview pages of the SN54LVTH126 datasheet.

📁 Similar Datasheet

  • SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
  • SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
  • SN54LS04 - HEX INVERTER (Motorola Inc)
  • SN54LS05 - HEX INVERTER (Motorola Inc)
  • SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
  • SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
  • SN54LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola Inc)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN54LVTH126, SN74LVTH126 3.3ĆV ABT QUADRUPLE BUS BUFFERS WITH 3ĆSTATE OUTPUTS SCBS746B − JULY 2000 - REVISED OCTOBER 2003 D Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) D Support Unregulated Battery Operation Down to 2.7 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Ioff and Power-Up 3-State Support Hot Insertion D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) − 1000-V Charged-Device Model (C101) description/ordering information These bus buffers are designed specifically for low-voltage (3.
Published: |