SN54LVTH273 - 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS

Description

These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

The ’LVTH273 devices are positive-edge-triggered flip-flops with a direct-clear input.

Texas Instruments

📥 Download Datasheet

Datasheet Details

Part number	SN54LVTH273
Manufacturer	Texas Instruments
File Size	935.89 KB
Description	3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
Datasheet	SN54LVTH273 Datasheet
Additional preview pages of the SN54LVTH273 datasheet.

📁 Similar Datasheet

SN54LS00 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS01 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS02 - QUAD 2-INPUT NOR GATE (Motorola Inc)
SN54LS03 - QUAD 2-INPUT NAND GATE (Motorola Inc)
SN54LS04 - HEX INVERTER (Motorola Inc)
SN54LS05 - HEX INVERTER (Motorola Inc)
SN54LS08 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS09 - QUAD 2-INPUT AND GATE (Motorola Inc)
SN54LS10 - TRIPLE 3-INPUT NAND GATE (Motorola Inc)
SN54LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (Motorola Inc)

Other Datasheets by Texas Instruments

SN54LVTH2245 - 3.3-V ABT OCTAL BUS TRANSCEIVERS
SN54LVTH240 - 3.3-V ABT OCTAL BUFFERS/DRIVERS
SN54LVTH241 - 3.3-V ABT OCTAL BUFFERS/DRIVERS
SN54LVTH244A - 3.3-V ABT OCTAL BUFFERS/DRIVERS
SN54LVTH245A - 3.3-V ABT OCTAL BUS TRANSCEIVERS
SN54LVTH2952 - 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
SN54LVTH125 - 3.3-V ABT QUADRUPLE BUS BUFFER
SN54LVTH126 - 3.3-V ABT QUADRUPLE BUS BUFFER

Full PDF Text Transcription

Click to expand full text

D Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC ) D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Support Unregulated Battery Operation Down To 2.7 V D Buffered Clock and Direct-Clear Inputs D Individual Data Input to Each Flip-Flop SN54LVTH273 . . . J PACKAGE SN74LVTH273 . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW) SN54LVTH273, SN74LVTH273 3.3ĆV ABT OCTAL DĆTYPE FLIPĆFLOPS WITH CLEAR SCBS136M − MAY 1992 − REVISED OCTOBER 2003 D Ioff Supports Partial-Power-Down-Mode Operation D Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors D Latch-Up Performance Exceeds 500 mA Per JESD 17 D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) SN54LVTH273 . . .

Published: Feb 6, 2025 |