Datasheet4U Logo Datasheet4U.com

SN54S373 - OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

Download the SN54S373 datasheet PDF. This datasheet also covers the SN54LS373 variant, as both devices belong to the same octal d-type transparent latches and edge-triggered flip-flops family and are provided as variant models within a single manufacturer datasheet.

Description

These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SN54LS373-etcTI.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number SN54S373
Manufacturer Texas Instruments
File Size 1.50 MB
Description OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
Datasheet download datasheet SN54S373 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN54S557 (SN54S557 / SN54S558) 8x8 High Speed Schottky Multipliers Monolithic Memories
SN54S558 (SN54S557 / SN54S558) 8x8 High Speed Schottky Multipliers Monolithic Memories
SN54HC595J 16-bit bus transceiver and transparant D-type latch nexperia
SN54LS00 QUAD 2-INPUT NAND GATE Motorola Inc
SN54LS01 QUAD 2-INPUT NAND GATE Motorola Inc

Other Datasheets by Texas Instruments

Part Number Description
SN54S37 Quadruple 2-Input Positive-NAND Buffers
SN54S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS
SN54S30 8-Input Positive-NAND Gates
SN54S32 Quadruple 2-Input Positive-OR Gates
SN54S38 QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS

Full PDF Text Transcription

Click to expand full text
SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002 D Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package D 3-State Bus-Driving Outputs D Full Parallel Access for Loading D Buffered Control Inputs D Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) D P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and ’S374) description These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads.
Published: |