Datasheet4U Logo Datasheet4U.com

SN74ALVC32 - QUADRUPLE 2-INPUT POSITIVE-OR GATE

Description

This quadruple 2-input positive-OR gate is designed for 1.65-V to 3.6-V VCC operation.

The SN74ALVC32 performs the Boolean function Y = A ⋅ B or Y = A + B in positive logic.

Features

  • Operates From 1.65 V to 3.6 V.
  • Max tpd of 2.8 ns at 3.3 V.
  • ±24-mA Output Drive at 3.3 V.
  • Latch-Up Performance Exceeds 250 mA Per JESD 17.
  • ESD Protection Exceeds JESD 22.
  • 2000-V Human-Body Model (A114-A).
  • 200-V Machine Model (A115-A).
  • 1000-V Charged-Device Model (C101) SN74ALVC32.

📥 Download Datasheet

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
www.ti.com FEATURES • Operates From 1.65 V to 3.6 V • Max tpd of 2.8 ns at 3.3 V • ±24-mA Output Drive at 3.3 V • Latch-Up Performance Exceeds 250 mA Per JESD 17 • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101) SN74ALVC32 QUADRUPLE 2-INPUT POSITIVE-OR GATE SCES108G – JULY 1997 – REVISED NOVEMBER 2004 D, DGV, NS, OR PW PACKAGE (TOP VIEW) 1A 1 1B 2 1Y 3 2A 4 2B 5 2Y 6 GND 7 14 VCC 13 4B 12 4A 11 4Y 10 3B 9 3A 8 3Y DESCRIPTION/ORDERING INFORMATION This quadruple 2-input positive-OR gate is designed for 1.65-V to 3.6-V VCC operation. The SN74ALVC32 performs the Boolean function Y = A ⋅ B or Y = A + B in positive logic.
Published: |