Datasheet4U Logo Datasheet4U.com

SN74ALVCH32501 - 36-BIT UNIVERSAL BUS TRANSCEIVER

Description

This 36-bit universal bus transceiver is designed for 1.65-V to 3.6-V VCC operation.

This device can be used as two 18-bit transceivers or one 36-bit transceiver.

Features

  • Member of the Texas Instruments Widebus+™ Family.
  • UBT™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode.
  • Operates From 1.65 V to 3.6 V.
  • Max tpd of 3.9 ns at 3.3 V SN74ALVCH32501 36-BIT.

📥 Download Datasheet

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
www.ti.com FEATURES • Member of the Texas Instruments Widebus+™ Family • UBT™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode • Operates From 1.65 V to 3.6 V • Max tpd of 3.9 ns at 3.3 V SN74ALVCH32501 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES144G – OCTOBER 1998 – REVISED OCTOBER 2004 • ±24-mA Output Drive at 3.3 V • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors • Latch-Up Performance Exceeds 250 mA Per JESD 17 • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) DESCRIPTION/ORDERING INFORMATION This 36-bit universal bus transceiver is designed for 1.65-V to 3.6-V VCC operation.
Published: |