Datasheet4U Logo Datasheet4U.com

SN74AUC2G00 - DUAL 2-INPUT POSITIVE-NAND GATE

Description

This dual 2-input positive-NAND gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

The SN74AUC2G00 performs the Boolean function Y = A ⋅ B or Y = A + B in positive logic.

Features

  • Available in the Texas Instruments NanoFree™ Package.
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation.
  • Ioff Supports Partial-Power-Down Mode Operation.
  • Sub-1-V Operable.
  • Max tpd of 1.2 ns at 1.8 V DCT.

📥 Download Datasheet

Datasheet preview – SN74AUC2G00

Datasheet Details

Part number SN74AUC2G00
Manufacturer Texas Instruments
File Size 956.46 KB
Description DUAL 2-INPUT POSITIVE-NAND GATE
Datasheet download datasheet SN74AUC2G00 Datasheet
Additional preview pages of the SN74AUC2G00 datasheet.

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
www.ti.com SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE SCES440C – MAY 2003 – REVISED JANUARY 2007 FEATURES • Available in the Texas Instruments NanoFree™ Package • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation • Ioff Supports Partial-Power-Down Mode Operation • Sub-1-V Operable • Max tpd of 1.2 ns at 1.8 V DCT PACKAGE (TOP VIEW) • Low Power Consumption, 10 µA at 1.8 V • ±8-mA Output Drive at 1.
Published: |