Datasheet4U Logo Datasheet4U.com

SN74AUP1G57 - Low-Power Configurable Multiple-Function Gate

Description

The SN74AUP1G57 device

Features

  • Available in the Texas Instruments NanoStar™ Packages.
  • Low Static-Power Consumption (ICC = 0.9 μA Maximum).
  • Low Dynamic-Power Consumption (Cpd = 4.3 pF Typical at 3.3 V).
  • Low Input Capacitance (Ci = 1.5 pF Typical).
  • Low Noise.
  • Overshoot and Undershoot.

📥 Download Datasheet

📁 Similar Datasheet

  • SN74101 - AND-OR Gate (ETC)
  • SN74102 - AND Gate (ETC)
  • SN74103 - Dual J-K Flip-Flop (ETC)
  • SN74106 - Dual J-K Flip-Flop (ETC)
  • SN74108 - Dual J-K Flip Flop (ETC)
  • SN7411 - Triple 3-Input AND (ETC)
  • SN74120 - Dual Pulse Synchronizers / Drivers (Texas Instruments Inc)
  • SN74124 - Dual Voltage Controlled Oscillators (ETC)
  • SN7415 - Triple 3 Input AND Gate (Motorola)
  • SN74381 - integrated circuits (ETC)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74AUP1G57 SCES503J – NOVEMBER 2003 – REVISED JUNE 2015 SN74AUP1G57 Low-Power Configurable Multiple-Function Gate 1 Features • Available in the Texas Instruments NanoStar™ Packages • Low Static-Power Consumption (ICC = 0.9 μA Maximum) • Low Dynamic-Power Consumption (Cpd = 4.3 pF Typical at 3.3 V) • Low Input Capacitance (Ci = 1.5 pF Typical) • Low Noise – Overshoot and Undershoot <10% of VCC • Ioff Supports Partial-Power-Down Mode Operation • Includes Schmitt-Trigger Inputs • Wide Operating VCC Range of 0.8 V to 3.6 V • Optimized for 3.3-V Operation • 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation • tpd = 5.3 ns Maximum at 3.
Published: |