Datasheet4U Logo Datasheet4U.com

SN74CB3Q6800 - 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

Description

The SN74CB3Q6800 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron).

Features

  • High-Bandwidth Data Path (Up To 500 MHz (1)).
  • 5-V Tolerant I/Os With Device Powered Up or Powered Down.
  • Low and Flat ON-State Resistance (ron) Characteristics Over Operating Range (ron = 4.5 Ω Typ).
  • Rail-to-Rail Switching on Data I/O Ports.
  • 0- to 5-V Switching With 3.3-V VCC.
  • 0- to 3.3-V Switching With 2.5-V VCC.
  • B-Port Outputs Are Precharged by Bias Voltage (BIASV) to Minimize Signal Distortion During Live Insertion and Hot Pluggin.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74C74N Dual D-Type Flip-Flop ETC
SN74101 AND-OR Gate ETC
SN74102 AND Gate ETC
SN74103 Dual J-K Flip-Flop ETC
SN74106 Dual J-K Flip-Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74CB3Q16210 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16211 2.5-V/3.3-V Low-Voltage FET Bus Switch
SN74CB3Q16244 16-Bit FET Bus Switch
SN74CB3Q16245 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH
SN74CB3Q16811 2.5-V/3.3-V LOW-VOLTAGE FET BUS SWITCH

Full PDF Text Transcription

Click to expand full text
www.ti.com SN74CB3Q6800 10-BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH SCDS142A – OCTOBER 2003 – REVISED MARCH 2005 FEATURES • High-Bandwidth Data Path (Up To 500 MHz (1)) • 5-V Tolerant I/Os With Device Powered Up or Powered Down • Low and Flat ON-State Resistance (ron) Characteristics Over Operating Range (ron = 4.5 Ω Typ) • Rail-to-Rail Switching on Data I/O Ports – 0- to 5-V Switching With 3.3-V VCC – 0- to 3.3-V Switching With 2.5-V VCC • B-Port Outputs Are Precharged by Bias Voltage (BIASV) to Minimize Signal Distortion During Live Insertion and Hot Plugging • Supports PCI Hot Plug • Bidirectional Data Flow With Near-Zero Propagation Delay • Low Input/Output Capacitance Minimizes Loading and Signal Distortion (Cio(OFF) = 3.
Published: |