SN74HC253-Q1 Overview
/ordering information Each data selector/multiplexer contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate output-control inputs are provided for each of the two 4-line sections. The 3-state outputs can interface with and drive data lines of bus-organized systems.