Datasheet4U Logo Datasheet4U.com

SN74HCT165 - 8-Bit Parallel-Load Shift Registers

Description

The SN74HCT165 is a parallel- or serial-in, serial-out 8-bit shift register.

Parallel-in access to each stage is provided by eight individual direct data (A-H) inputs that are enabled by a low level at the shift/load (SH/LD) input.

Features

  • LSTTL input logic compatible.
  • VIL(max) = 0.8 V, VIH(min) = 2 V.
  • CMOS input logic compatible.
  • II ≤ 1 µA at VOL, VOH.
  • 4.5 V to 5.5 V operation.
  • Supports fanout up to 10 LSTTL loads.
  • Direct overriding load (data) inputs.
  • Gated clock inputs.
  • Extended ambient temperature range:.
  • 40°C to +125°C, TA 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74HCT06 Hex Inverter Lingxing Microelectronics
SN74HC06 Hex Inverter Lingxing Microelectronics
SN74HC182 FUNCTION LOOK AHEAD CARRY GENERATOR ST Microelectronics
SN74HC423 DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR ST Microelectronics
SN74H74N Dual D-Type Flip-Flop ETC

Other Datasheets by Texas Instruments

Part Number Description
SN74HCT125 Quadruple Bus Buffer Gates
SN74HCT125D Quadruple Bus Buffer Gates
SN74HCT125N Quadruple Bus Buffer Gates
SN74HCT138 3-Line to 8-Line Decoders/Demultiplexers
SN74HCT138D 3-Line to 8-Line Decoders/Demultiplexers

Full PDF Text Transcription

Click to expand full text
SN74HCT165 SCLS881A – OCTOBER 2021 – REVISED DECEMBER 2021 SN74HCT165 8-Bit Parallel-Load Shift Registers 1 Features • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min) = 2 V • CMOS input logic compatible – II ≤ 1 µA at VOL, VOH • 4.5 V to 5.5 V operation • Supports fanout up to 10 LSTTL loads • Direct overriding load (data) inputs • Gated clock inputs • Extended ambient temperature range: –40°C to +125°C, TA 2 Applications • Increase the number of inputs on a microcontroller A B 3 Description The SN74HCT165 is a parallel- or serial-in, serial-out 8-bit shift register. Parallel-in access to each stage is provided by eight individual direct data (A-H) inputs that are enabled by a low level at the shift/load (SH/LD) input.
Published: |