Download SN74LV32A-EP Datasheet PDF
SN74LV32A-EP page 2
Page 2
SN74LV32A-EP page 3
Page 3

SN74LV32A-EP Description

/ORDERING INFORMATION This quadruple 2-input positive-OR gate is designed for 2-V to 5.5-V VCC operation The SN74LV32A-EP performs the Boolean function Y + A ) B or Y + A B in positive logic. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

SN74LV32A-EP Key Features

  • Controlled Baseline
  • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of -55°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product-Change Notification
  • Qualification Pedigree (1)
  • 2-V to 5.5-V VCC Operation
  • Max tpd of 7.5 ns at 5 V
  • Typical VOLP (Output Ground Bounce)
  • Typical VOHV (Output VOH Undershoot)