Datasheet4U Logo Datasheet4U.com

SN74LV393A-Q1 - Dual 4-Bit Binary Counter

Description

The 'LV393A devices contain eight flip-flops and additional gating to implement two individual 4-bit counters in a single package.

These devices are designed for 2 V to 5.5 V VCC operation.

Features

  • VCC operation of 2 V to 5.5 V.
  • Maximum tpd of 9.5 ns at 5 V.
  • Typical VOLP (Output Ground Bounce) 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Support Mixed-Mode Voltage Operation on All Ports.
  • Ioff Supports Partial-Power-Down Mode Operation.
  • Latch-up Performance Exceeds 250 mA Per JESD 17 2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV393A-EP DUAL 4-BIT BINARY COUNTER
SN74LV393A Dual 4-Bit Binary Counters
SN74LV32A Quadruple 2-Input Positive-Or Gate
SN74LV32A-EP Quadruple 2-Input Positive-Or Gate
SN74LV32A-Q1 Quadruple 2-Input Positive-Or Gate

Full PDF Text Transcription

Click to expand full text
SN74LV393A-Q1 SCLS515D – JULY 2003 – REVISED MARCH 2023 SN74LV393A-Q1 Dual 4-Bit Binary Counter 1 Features • VCC operation of 2 V to 5.5 V • Maximum tpd of 9.5 ns at 5 V • Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C • Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C • Support Mixed-Mode Voltage Operation on All Ports • Ioff Supports Partial-Power-Down Mode Operation • Latch-up Performance Exceeds 250 mA Per JESD 17 2 Applications • Synchronize invterted clock inputs • Debounce a switch • Invert a digital signal 3 Description The 'LV393A devices contain eight flip-flops and additional gating to implement two individual 4-bit counters in a single package. These devices are designed for 2 V to 5.5 V VCC operation.
Published: |