Download SN74LV4046A Datasheet PDF
SN74LV4046A page 2
Page 2
SN74LV4046A page 3
Page 3

SN74LV4046A Description

The SN74LV4046A is a high-speed silicon-gate CMOS device that is pin patible with the CD4046B and the CD74HC4046. The device is specified in pliance with JEDEC Std 7. The SN74LV4046A is a phase-locked loop (PLL) circuit that contains a linear voltage-controlled oscillator (VCO) and three different phase parators (PC1, PC2, and PC3).

SN74LV4046A Key Features

  • 1 ESD Protection Exceeds JESD 22
  • 2000-V Human Body Model (A114-A)
  • 1000-V Charged-Device Model (C101)
  • Choice of Three Phase parators
  • Exclusive OR
  • Edge-Triggered J-K Flip-Flop
  • Edge-Triggered RS Flip-Flop
  • Excellent VCO Frequency Linearity
  • Optimized Power-Supply Voltage Range From
  • Wide Operating Temperature Range From