Datasheet4U Logo Datasheet4U.com

SN74LV74 - DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

General Description

These dual positive-edge-triggered D-type flipflops are designed for 2.7-V to 5.5-V VCC operation.

SN54LV74 .

.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SN74LVC1G125 high performance non-inverting buffer UMW
SN74LVC1G34 Single buffer UMW
SN74L71 AND-Gate R-S Master-Slave F-F National Semiconductor
SN74L74N Dual D-Type Flip-Flop ETC
SN74LS00 QUAD 2-INPUT NAND GATE Motorola

Other Datasheets by Texas Instruments

Part Number Description
SN74LV74A Dual Positive-Edge-Triggered D-Type Flip-Flop
SN74LV74A-EP Dual Positive-Edge-Triggered D-Type Flip-Flop
SN74LV74A-Q1 Dual Positive-Edge-Triggered D-Type Flip-Flop
SN74LV00A Quadruple 2-Input Positive-NAND Gates
SN74LV02A Quadruple 2-Input Positive-NOR Gates

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D EPIC ™ (Enhanced-Performance Implanted CMOS) 2-µ Process D Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C D Typical VOHV (Output VOH Undershoot) > 2 V at VCC, TA = 25°C D ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) D Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 D Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs description These dual positive-edge-triggered D-type flipflops are designed for 2.7-V to 5.5-V VCC operation. SN54LV74 . . .