Datasheet4U Logo Datasheet4U.com

SN74LVC1G04 - Single Inverter Gate

General Description

This single inverter gate is designed for 1.65-V to 5.5-V VCC operation.

The SN74LVC1G04 device performs the Boolean function Y = A.

The CMOS device has high output drive while maintaining low static power dissipation over a broad VCC operating range.

Key Features

  • 1 Available in the Ultra-Small 0.64-mm2 Package (DPW) with 0.5-mm Pitch.
  • Supports 5-V VCC Operation.
  • Inputs Accept Voltages up to 5.5 V Allowing Down Translation to VCC.
  • Max tpd of 3.3 ns at 3.3-V.
  • Low Power Consumption, 10-μA Max ICC.
  • ±24-mA Output Drive at 3.3-V.
  • Ioff Supports Live-Insertion, Partial-Power-Down Mode, and Back-Drive Protection.
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II.
  • ESD Protecti.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74LVC1G04 SCES214AD–APRIL1999–REVISED OCTOBER 2014 SN74LVC1G04 Single Inverter Gate 1 Features •1 Available in the Ultra-Small 0.64-mm2 Package (DPW) with 0.5-mm Pitch • Supports 5-V VCC Operation • Inputs Accept Voltages up to 5.5 V Allowing Down Translation to VCC • Max tpd of 3.3 ns at 3.3-V • Low Power Consumption, 10-μA Max ICC • ±24-mA Output Drive at 3.