Datasheet4U Logo Datasheet4U.com

SN74LVT8996-EP - TAP TRANSCEIVERS

Description

The SN74LVT8996 10-bit addressable scan port (ASP) is a member of the Texas Instruments SCOPE testability integrated-circuit family.

This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit assemblies.

📥 Download Datasheet

📁 Similar Datasheet

  • SN74LVC1G125 - high performance non-inverting buffer (UMW)
  • SN74LVC1G34 - Single buffer (UMW)
  • SN74L71 - AND-Gate R-S Master-Slave F-F (National Semiconductor)
  • SN74L74N - Dual D-Type Flip-Flop (ETC)
  • SN74LS00 - QUAD 2-INPUT NAND GATE (Motorola)
  • SN74LS00 - Quad 2-Input NAND Gate (ON Semiconductor)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (Motorola)
  • SN74LS02 - QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • SN74LS04 - Hex Inverter (ON Semiconductor)
  • SN74LS04 - HEX INVERTER (Motorola)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
SN74LVT8996ĆEP 3.3ĆV 10ĆBIT ADDRESSABLE SCAN PORT MULTIDROPĆADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVER SCBS764 − SEPTEMBER 2003 D Controlled Baseline − One Assembly/Test Site, One Fabrication Site D Enhanced Diminishing Manufacturing Sources (DMS) Support D Enhanced Product-Change Notification D Qualification Pedigree† D Member of the Texas Instruments (TI ) Broad Family of Testability Products Supporting IEEE Std 1149.1-1990 (JTAG) Test Access Port (TAP) and Boundary-Scan Architecture D Extends Scan Access From Board Level to Higher Levels of System Integration D Promotes Reuse of Lower-Level (Chip/Board) Tests in System Environment D While Powered at 3.3 V, Both the Primary and Secondary TAPs Are Fully 5-V Tolerant for Interfacing to 5-V and/or 3.
Published: |